|  |  | $\sim$       |
|--|--|--------------|
|  | Application No.  | Applicant(s) |
| Notice of Allowability   | 10/823,874   | LIEN ET AL.  |
|  | Examiner   | Art Unit     |
|  | Adolfo Nino  | 2831         |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308. |  |              |
| 1. This communication is responsive to Application filed 4/14/04.  |  |              |
| 2. X The allowed claim(s) is/are 1-29.   |  |              |
| 3. 🗵 The drawings filed on 14 April 2004 are accepted by the Examiner.   |  |              |
| 4.   |  |              |
| <ul> <li>Attachment(s)</li> <li>1. ☑ Notice of References Cited (PTO-892)</li> <li>2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)</li> <li>3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/0: Paper No./Mail Date 4/14/04</li> <li>4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ul>  | 6. ☐ Interview Summary<br>Paper No./Mail Dat<br>8), 7. ☐ Examiner's Amendr | te           |

## Allowable Subject Matter

Claims 1-29 are allowed.

The following is an examiner's statement of reasons for allowance:

With respect to claims 1-19, the cited prior art does not disclose, teach or suggest, alone or in combination, the mounting configuration of at least one shielding layer positioned between an active circuit layer formed proximate to a semiconductor substrate and a component layer, wherein the shielding layer includes at least a first opening formed therein.

With respect to claims 20-21, the cited prior art does not disclose, teach or suggest, alone or in combination, the mounting configuration of a first conductive shielding layer, with at least one opening formed therein, positioned between a first and second structural layers, and a second conductive shielding layer, with a second opening formed therein, positioned between the first and the second structural layers and proximate to the first conductive shielding layer.

With respect to claims 22-26, the cited prior art does not disclose, teach or suggest, alone or in combination, a method for providing shielding in an integrated circuit formed on a substrate, comprising: forming a first shielding layer above a first structural layer formed on the substrate, patterning the first shielding layer to form at least one opening in the first shielding layer, and forming a second structural layer above the first shielding layer.

With respect to claims 27-29, the cited prior art does not disclose, teach or suggest, alone or in combination, the mounting configuration of a first metal shielding

Application/Control Number: 10/823,874

Art Unit: 2831

layer positioned between a routing layer formed proximate a substrate and a RF layer, wherein the first metal shielding layer has a first opening formed therein.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Boone et al. (US 6,836,022 B2) disclose a flip-chip component package. Kovacs et al. (US 6,822,880 B2) disclose a multiplayer thin film hydrogen getter and internal signal EMI shield. Soeda (US 6,822,279 B2) discloses a semiconductor device with a semiconductor substrate and a shielding layer. Caldwell (US 6,765,806 B1) discloses a composition with EMC shielding characteristics. Barnes et al. (US 6,747,340 B2) disclose a multi-level shielding multi-conductor interconnect bus for MEMS. Strobel et al. (US 6,720,493 B1) disclose a radiation shielding of integrated circuits. Kajiwara et al. (US 6,667,480 B2) disclose a radiation image pickup device and system. Haematsu (US 6,664,624 B2) discloses a semiconductor device having a semiconductor substrate.

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

Clear a